A Sub-0.3 V Area-Efficient L-Shaped 7T SRAM With Read Bitline Swing Expansion Schemes Based on Boosted Read-Bitline, Asymmetric-V$_{\rm TH}$ Read-Port, and Offset Cell VDD Biasing Techniques-Reference-Cited by-同舟云学术

A Sub-0.3 V Area-Efficient L-Shaped 7T SRAM With Read Bitline Swing Expansion Schemes Based on Boosted Read-Bitline, Asymmetric-V$_{\rm TH}$ Read-Port, and Offset Cell VDD Biasing Techniques

Published:2013-10 Issue:10 Volume:48 Page:2558-2569
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Chang Meng-Fan,Chen Ming-Pin,Chen Lai-Fu,Yang Shu-Meng,Kuo Yao-Jen,Wu Jui-Jen,Su Hsiu-Yun,Chu Yuan-Hua,Wu Wen-Ching,Yang Tzu-Yi,Yamauchi Hiroyuki

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/6605547/06575157.pdf?arnumber=6575157

Cited by 42 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Ultra8T: A sub-threshold 8T SRAM with leakage detection;Integration;2024-09

2. A 90.7-nW Vibration-Based Condition Monitoring Chip Featuring a Digital Compute-in-Memory-Based DNN Accelerator Using an Ultra-Low-Power 13T-SRAM Cell;IEEE Journal of Solid-State Circuits;2024

3. Design of Enhanced Reversible 9T SRAM Design for the Reduction in Sub-threshold Leakage Current with14nm FinFET Technology;ACM Transactions on Design Automation of Electronic Systems;2023-10-28

4. Improved reliability single loop single feed 7T SRAM cell for biomedical applications;Memories - Materials, Devices, Circuits and Systems;2023-07

5. Energy-Efficient Single-Ended Read/Write 10T Near-Threshold SRAM;IEEE Transactions on Circuits and Systems I: Regular Papers;2023-05