A 151-mm$^{2}$ 64-Gb 2 Bit/Cell NAND Flash Memory in 24-nm CMOS Technology-Reference-Cited by-同舟云学术

A 151-mm$^{2}$ 64-Gb 2 Bit/Cell NAND Flash Memory in 24-nm CMOS Technology

Published:2012-01 Issue:1 Volume:47 Page:75-84
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Fukuda Koichi,Watanabe Yoshihisa,Makino Eiichi,Kawakami Koichi,Sato Jumpei,Takagiwa Teruo,Kanagawa Naoaki,Shiga Hitoshi,Tokiwa Naoya,Shindo Yoshihiko,Ogawa Takeshi,Edahiro Toshiaki,Iwai Makoto,Nagao Osamu,Musha Junji,Minamoto Takatoshi,Furuta Yuka,Yanagidaira Kosuke,Suzuki Yuya,Nakamura Dai,Hosomura Yoshikazu,Tanaka Rieko,Komai Hiromitsu,Muramoto Mai,Shikata Go,Yuminaka Ayako,Sakurai Kiyofumi,Sakai Manabu,Ding Hong,Watanabe Mitsuyuki,Kato Yosuke,Miwa Toru,Mak Alexander,Nakamichi Masaru,Hemink Gertjan,Lee Dana,Higashitani Masaaki,Murphy Brian,Lei Bo,Matsunaga Yasuhiko,Naruke Kiyomi,Hara Takahiko

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx5/4/6109882/06072275.pdf?arnumber=6072275

Cited by 7 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. NAND Flash technology status and perspectives;Semiconductor Memories and Systems;2022

2. Three-Dimensional nand Flash for Vector–Matrix Multiplication;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2019-04

3. Memory Driven Design Methodologies for Optimal SSD Performance;Inside Solid State Drives (SSDs);2018

4. Solid-State Drives: Memory Driven Design Methodologies for Optimal Performance;Proceedings of the IEEE;2017-09

5. Program Cache Busy Time Control Method for Reducing Peak Current Consumption of NAND Flash Memory in SSD Applications;ETRI Journal;2014-10-01