Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups-Reference-Cited by-同舟云学术

Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups

Published:2019-06 Issue:6 Volume:38 Page:1147-1160
ISSN:0278-0070
Container-title:IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
language:
Short-container-title:IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.

Author:

Liu Derong^ORCID,Yu Bei^ORCID,Livramento Vinicius^ORCID,Chowdhury Salim,Ding Duo,Vo Huy,Sharma Akshay,Pan David Z.^ORCID

Funder

Research Grants Council of Hong Kong SAR

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software

Link

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

3. Signal-Integrity-Aware Interposer Bus Routing in 2.5D Heterogeneous Integration;2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC);2022-01-17

4. A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2021-03

5. Compact Topology-Aware Bus Routing for Design Regularity;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2020-08