Author:
Liu Genggeng,Wei Ling,Xu Ning
Publisher
China Science Publishing & Media Ltd.
Subject
Computer Graphics and Computer-Aided Design,Software
Reference17 articles.
1. Dong S Q, Ao J C, Luo F Q. Delay-driven and antenna-aware layer assignment in global routing under multitier interconnect structure. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015, 34: 740-752.
2. Liu D R, Yu B, Chowdhury S. TILA-S: timing-driven incremental layer assignment avoiding slew violations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37: 231-244.
3. Lee T H, Wang T C. Robust layer assignment for via optimization in multi-layer global routing[C] //Proceedings of the International Symposium on Physical Design. New York: ACM Press, 2009: 159-166.
4. Yan Haixia, Zhou Qiang, Hong Xianlong. Congestion driven placement for three dimensional integration chip design using uniformity modeling approach. Journal of Computer-Aided Design & Computer Graphics, 2008, 20: 1271-1275.
5. (闫海霞, 周强, 洪先龙. 采用统一建模的拥挤度驱动三维芯片布局算法[J]. 计算机辅助设计与图形学学报, 2008, 20(10): 1271-1275).
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献