Design of FIR filter with Fast Adders and Fast Multipliers using RNS Algorithm-Reference-Cited by-同舟云学术

Design of FIR filter with Fast Adders and Fast Multipliers using RNS Algorithm

Published:2023-05-26 Issue: Volume: Page:
ISSN:
Container-title:2023 4th International Conference for Emerging Technology (INCET)
language:
Short-container-title:

Author:

M Balaji¹,N Padmaja¹,P Gitanjali²,Shaik Saif Ali²,P Siva Kumar²,R Sai Geetesh²

Affiliation:

1. Mohan Babu University,Dept. of ECE,Tirupathi,India

2. Sree Vidyanikethan Engg. College,Dept. of ECE,Tirupathi,India

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/10169136/10169900/10170321.pdf?arnumber=10170321

Reference15 articles.

1. Design of PLC based Building Control for Energy Optimization

2. Modified High-Speed FIR Filter Using DA-RNS Architecture;khan;International Journal of Advanced Science and Technology,2020

3. Energy-Efficient Approximate Multiplication for Digital Signal Processing and Classification Applications

4. 521 Lecture Notes in Electrical Engineering ASIC Implementation of Low Power, Area Efficient Adaptive FIR Filter Using Pipelined DA;naga jyothi,2019

5. Smart Monitoring System for Waste Management Using IoT

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design and Evaluation of 32-Bit N-Tap FIR Filter for Audio Processing Applications;2024 1st International Conference on Innovative Sustainable Technologies for Energy, Mechatronics, and Smart Systems (ISTEMS);2024-04-26

2. Efficiency Evaluation of Scalable Multiply and Accumulate Architectures in DSP: A Comparative Study of LUT Based and LUT-Less Based Approaches;2024 International Conference on Intelligent and Innovative Technologies in Computing, Electrical and Electronics (IITCEE);2024-01-24

3. RNS based FIR filter design with memory less distributed arithmetic filtering for high speed and low power applications;AIP Conference Proceedings;2024