Author:
Banerjee N.,Vellanki P.,Chatha K.S.
Cited by
65 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. NeuraChip: Accelerating GNN Computations with a Hash-based Decoupled Spatial Accelerator;2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA);2024-06-29
2. Latency-Optimized Design of Data Bus Inversion;Electronics;2022-04-10
3. Interconnect Architectures for 3D Technologies;3D Interconnect Architectures for Heterogeneous Technologies;2022
4. Rapid design and verification experience using flexible cycle-accurate NoC simulator;2021 IEEE 3rd International Multidisciplinary Conference on Engineering Technology (IMCET);2021-12-08
5. Macro and Micro Architectures for Network on Chip;Design Methodologies and Tools for 5G Network Development and Application;2021