Affiliation:
1. Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology, India
Abstract
Network on chip (NoC) paradigm replaces traditional, dedicated, and proprietary bus architectures of system on chip (SoC), and it is widely accepted by the system-level designers. In this chapter, an overview of the NoC design is presented in two different dimensions called macro-architectures and micro-architectures based on the design perspectives. Macro-architectures adopt the concept of computer network along with new innovations in topologies, protocols, and routing algorithms and so on whereas micro-architectures involve in the development of schedulers, arbiters, routers, and network adapter with existing or new concepts. From the comparison result, most of the NoC prototypes are developed with 2-D mesh architecture with packed switched concept. Apart from mesh architectures, some of the complex and hybrid concepts are also developed and discussed in this chapter.
Reference68 articles.
1. High Throughput architecture for OCTAGON Network on Chip;M. A.Abd El Ghany;Proceedings of the 16th IEEE International Conference on Electronics, Circuits, and Systems,2009
2. Al Faruque, M. A., & Henkel, J. (2008). Minimizing Virtual Channel Buffer for Routers in On-chip Communication Architectures. Proceedings of the Design, Automation and Test in Europe, 1238-1243.
3. Artan, Yang, & Chao. (2009). Hierarchical Round Robin Arbiter for High-Speed, Low-Power, and Scalable Networks-on-Chip. Technical Report.
4. A flexible design of network on chip router based on handshaking communication mechanism
5. Mesh-of-Trees and Alternative Interconnection Networks for Single-Chip Parallel Processing UMIACS-TR 2006-32;A. O.Balkan;Proceedings of the IEEE 17th International Conference on Application-specific Systems, Architectures and Processors,2006