15.5 A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips-Reference-Cited by-同舟云学术

15.5 A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips

Published:2020-02 Issue: Volume: Page:
ISSN:
Container-title:2020 IEEE International Solid- State Circuits Conference - (ISSCC)
language:
Short-container-title:

Author:

Si Xin,Tu Yung-Ning,Huang Wei-Hsing,Su Jian-Wei,Lu Pei-Jung,Wang Jing-Hong,Liu Ta-Wei,Wu Ssu-Yen,Liu Ruhui,Chou Yen-Chi,Zhang Zhixiao,Sie Syuan-Hao,Wei Wei-Chen,Lo Yun-Chen,Wen Tai-Hsing,Hsu Tzu-Hsiang,Chen Yen-Kai,Shih William,Lo Chung-Chuan,Liu Ren-Shuo,Hsieh Chih-Cheng,Tang Kea-Tiong,Lien Nan-Chun,Shih Wei-Chiang,He Yajuan,Li Qiang,Chang Meng-Fan

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9046640/9062887/09062995.pdf?arnumber=9062995

Cited by 179 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. ISSA: Architecting CNN Accelerators Using Input-Skippable, Set-Associative Computing-in-Memory;IEEE Transactions on Computers;2024-09

2. FLEX-CIM: A Flexible Kernel Size 1-GHz 181.6-TOPS/W 25.63-TOPS/mm² Analog Compute-in-Memory Macro;IEEE Journal of Solid-State Circuits;2024-09

3. An 8b-Precison 16-Kb FDSOI 8T SRAM CIM macro based on time-domain for energy-efficient edge AI devices;Microelectronics Journal;2024-09

4. A 28-nm 64-kb 31.6-TFLOPS/W Digital-Domain Floating-Point-Computing-Unit and Double-Bit 6T-SRAM Computing-in-Memory Macro for Floating-Point CNNs;IEEE Journal of Solid-State Circuits;2024-09

5. A 28-nm Floating-Point Computing-in-Memory Processor Using Intensive-CIM Sparse-Digital Architecture;IEEE Journal of Solid-State Circuits;2024-08