A Hybrid Continuous-Time Incremental and SAR Two-Step ADC With 90.5-dB DR Over 1-MHz BW-Reference-Cited by-同舟云学术

A Hybrid Continuous-Time Incremental and SAR Two-Step ADC With 90.5-dB DR Over 1-MHz BW

Published:2022 Issue: Volume:5 Page:122-125
ISSN:2573-9603
Container-title:IEEE Solid-State Circuits Letters
language:
Short-container-title:IEEE Solid-State Circuits Lett.

Author:

Wang Yanchao¹^ORCID,Dey Siladitya¹^ORCID,He Tao¹,Shi Lukang¹,Zheng Jiawei¹,Kareppagoudr Manjunath¹^ORCID,Zhang Yi¹,Sobue Kazuki²^ORCID,Hamashita Koichi²,Tomioka Koji²,Temes Gabor¹

Affiliation:

1. Department of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR, USA

2. Product Development Center, Akashi Kasei Microdevices Corporation, Atsugi, Japan

Funder

Asahi Kasei Microdevices (AKM) Corporation

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/8011414/9677053/09768112.pdf?arnumber=9768112

Cited by 9 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 99.4 dB SFDR 91.9 dB DR Continuous-Time Incremental Delta-Sigma ADC with a Noise-Shaping SAR Quantizer and a Passive Input Feedforward Stabilization Path;2024 IEEE Custom Integrated Circuits Conference (CICC);2024-04-21

2. An 81.5dB SNDR, 2.5 MHz Bandwidth Incremental Continuous-Time Delta-Sigma ADC in 180 nm CMOS;IEEE Solid-State Circuits Letters;2024

3. Oversampling ADC: A Review of Recent Design Trends;IEEE Access;2024

4. Design Examples;Incremental Data Converters for Sensor Interfaces;2023-11-03

5. A Multistep Multistage Fifth-Order Incremental Delta Sigma Analog-to-Digital Converter for Sensor Interfaces;IEEE Journal of Solid-State Circuits;2023-10