Author:
Agrawal V.D.,Chakradhar S.T.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software
Cited by
19 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Redundancy Attack: Breaking Logic Locking Through Oracleless Rationality Analysis;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-04
2. Automatic Test Pattern Generation;Electronic Design Automation for IC System Design, Verification, and Testing;2016-04-14
3. FT Models;Resilient computer system design;2015
4. Identifying Untestable Faults in Sequential Circuits Using Test Path Constraints;Journal of Electronic Testing;2012-07-13
5. Constraint-Based Hierarchical Untestability Identification for Synchronous Sequential Circuits;2011 Sixteenth IEEE European Test Symposium;2011-05