AXI-IC^{RT}: Towards a Real-Time AXI-Interconnect for Highly Integrated SoCs-Reference-Cited by-同舟云学术

AXI-IC^{RT}: Towards a Real-Time AXI-Interconnect for Highly Integrated SoCs

Author:

Jiang Zhe¹,Yang Kecheng²,Fisher Nathan³,Gray Ian⁴,Audsley Neil⁵,Dong Zheng³

Affiliation:

1. Central Engineering, ARM, United Kingdom, S1 4LW; and Computer Science Department, University of Cambridge, CB3 0FD

2. Department of Computer Science, Texas State University, San Marcos, TX 78666

3. Department of Computer Science, Wayne State University, Detroit, MI, 48202

4. Computer Science Department, University of York, United Kingdom, YO10 5GH

5. Department of Computer Science, City, University of London, EC1V 0HB

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Computational Theory and Mathematics,Hardware and Architecture,Theoretical Computer Science,Software

Link

Reference42 articles.

1. A bandwidth reservation mechanism for AXI-based hardware accelerators on FPGAs;pagani;Proc Euromicro Conf Real-Time Syst,2019

2. FreeRTOS on Wikipedia,0

4. MicroBlaze soft processor core,0

5. Xilinx on Wikipedia,0

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

4. Scalable Design and Implementation IP for Advanced Extensible Interface (AXI) Protocol;2023 IEEE Fifth International Conference on Advances in Electronics, Computers and Communications (ICAECC);2023-09-07