Author:
Das Satyajit,Martin Kevin J. M.,Coussy Philippe,Rossi Davide,Benini Luca
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. CREPE: Concurrent Reverse-Modulo-Scheduling and Placement for CGRAs;IEEE Transactions on Parallel and Distributed Systems;2024-07
2. Standalone Nested Loop Acceleration on CGRAs for Signal Processing Applications;Lecture Notes in Computer Science;2024
3. Energy Efficient Hardware Loop Based Optimization for CGRAs;Journal of Signal Processing Systems;2022-05-21
4. Twenty Years of Automated Methods for Mapping Applications on CGRA;2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW);2022-05
5. Compilation System;Software Defined Chips;2022