Funder
Science and Engineering Research Board
Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Modeling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering
Reference29 articles.
1. Nowatzki, T., Gangadhan, V., Sankaralingam, K., & Wright, G. (2016). Pushing the limits of accelerator efficiency while retaining programmability. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA) (pp. 27–39). IEEE.
2. Liu, L., Zhu, J., Li, Z., Lu, Y., Deng, Y., Han, J., et al. (2019). A survey of coarse-grained reconfigurable architecture and design: Taxonomy, challenges, and applications. ACM Computing Surveys (CSUR), 52, 1–39.
3. Podobas, A., Sano, K., & Matsuoka, S. (2020). A survey on coarse-grained reconfigurable architectures from a performance perspective. IEEE Access, 8, 146719–146743.
4. Zheng, S., Zhang, K., Tian, Y., Yin, W., Wang, L., & Zhou, X. (2021). Fastcgra: A modeling, evaluation, and exploration platform for large-scale coarse-grained reconfigurable arrays. In 2021 International Conference on Field-Programmable Technology (ICFPT) (pp. 1–10). IEEE.
5. Dragomir, O. S., & Bertels, K. (2010). Extending loop unrolling and shifting for reconfigurable architectures. Architectures and Compilers for Embedded Systems (ACES), (pp. 61–64).
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Special Issue on Applied Reconfigurable Computing;Journal of Signal Processing Systems;2022-08-19