Author:
Pham D.,Asano S.,Bolliger M.,Day M.N.,Hofstee H.P.,Johns C.,Kahle J.,Kameyama A.,Keaty J.,Masubuchi Y.,Riley M.,Shippy D.,Stasiak D.,Suzuoki M.,Wang M.,Warnock J.,Weitzel S.,Wendel D.,Yamazaki T.,Yazawa K.
Cited by
18 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Bandwidth-Aware Loop Tiling for DMA-Supported Scratchpad Memory;Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques;2020-09-30
2. A 32 Gb/s Low Power Little Area Re-timer with PI Based CDR in 65 nm CMOS Technology;Communications in Computer and Information Science;2020
3. An Efficient Network-on-Chip Yield Estimation Approach Based on Gibbs Sampling;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2016-03
4. Building a Java™ Virtual Machine for Non-Cache-Coherent Many-core Architectures;Proceedings of the 14th International Workshop on Java Technologies for Real-Time and Embedded Systems - JTRES '16;2016
5. METEOR;ACM Transactions on Embedded Computing Systems;2014-03