Author:
Pang Zhengbin,Lv Fangxu,Tang Weiping,Lai Mingche,Guo Kaile,Wu Yuxuan,Liu Tao,Wu Miaomiao,Lu Dechao
Reference6 articles.
1. Rupp, K.: 42 years of microprocessor trend data. https://www.karlrupp.net/2018/02/42-years-ofmicroprocessor-trend-data/
2. Moore, G.E.: Cramming more components onto integrated circuits. Electronics 38(8), 114–117 (1965)
3. Pham, D.: The design and implementation of a first-generation CELL processor-a multi-core SoC. In: 2005 International Conference on Integrated Circuit Design and Technology, Austin, TX, USA, pp. 49–52. IEEE (2005)
4. Nagashima, K.: 28-Gb/s × 24-channel CDR-integrated VCSEL-based transceiver module for high-density optical interconnects. In: 2016 Optical Fiber Communications Conference and Exhibition (OFC), Anaheim, CA, pp. 1–3. IEEE (2016)
5. Rahman, W.: A 22.5-to-32-Gb/s 3.2-pJ/b Referenceless Baud-Rate Digital CDR With DFE and CTLE in 28-nm CMOS. IEEE J. Solid-State Circ. 52(12), 3517–3531 (2017)