23.6 A 0.6V 4.266Gb/s/pin LPDDR4X interface with auto-DQS cleaning and write-VWM training for memory controller-Reference-Cited by-同舟云学术

23.6 A 0.6V 4.266Gb/s/pin LPDDR4X interface with auto-DQS cleaning and write-VWM training for memory controller

Published:2017-02 Issue: Volume: Page:
ISSN:
Container-title:2017 IEEE International Solid-State Circuits Conference (ISSCC)
language:
Short-container-title:

Author:

Lee Soo-Min,Oh Jihun,Choi Jinho,Ko Seokkyun,Kim Daero,Koo Kyounghoi,Choi Jongryun,Nam Yoonjee,Park Sangsoo,Lee Hyungkweon,Kim Eunsu,Jung Sukhyun,Chae Kwanyeob,Kim Suho,Park Sanghune,Lee Sanghyun,Park Sungho

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/7866667/7870233/07870429.pdf?arnumber=7870429

Cited by 10 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 0.83-pJ/b 20-Gb/s/Pin Single-Ended Transceiver With AC/DC-Coupled Pre-Emphasis FFE and Edge-Dependent Phase-Modulation DFE for Low-Power Memory Controllers;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-02

2. A 4-nm 16-Gb/s/pin Single-Ended PAM-4 Parallel Transceiver With Switching-Jitter Compensation and Transmitter Optimization;IEEE Journal of Solid-State Circuits;2024-01

3. Routability Optimization of Extreme Aspect Ratio Design through Non-uniform Placement Utilization and Selective Flip-flop Stacking;ACM Transactions on Design Automation of Electronic Systems;2023-05-17

4. A 4nm 16Gb/s/pin Single-Ended PAM4 Parallel Transceiver with Switching-Jitter Compensation and Transmitter Optimization;2023 IEEE International Solid- State Circuits Conference (ISSCC);2023-02-19

5. Single-Ended Receiver-Side Crosstalk Cancellation With Independent Gain and Timing Control for Minimum Residual FEXT;IEEE Transactions on Circuits and Systems I: Regular Papers;2023