Simulation Analysis of High-k Dielectric Junction less FET for Reduction of Subthreshold Leakage Current
Author:
Affiliation:
1. MIET,Department of Electronics and Communication Engineering,Meerut,UP,250005
2. Chitkara University,Department of Electronics and Communication Engineering,Rajpura,Punjab,140401
Publisher
IEEE
Link
http://xplorestaging.ieee.org/ielx7/10110034/10110036/10110191.pdf?arnumber=10110191
Reference27 articles.
1. Impact of metal silicide source electrode on polarity gate induced source in junction less TFET;madan;Appl Phys A,2019
2. High-k Dielectric Thickness and Halo Implant on Threshold Voltage Control;mah;Journal of Telecommunication Electronic and Computer Engineering (JTEC),2018
3. Role of interfacial layer thickness on high-κ dielectric-based MOS devices
4. A comparative analytical approach for gate leakage current optimization in silicon MOSFET: A step to more reliable electronic device
5. First Principle Study of Spin Tunneling Current Under Field Effect in Magnetic Tunnel Junction for Possible Application in STT-RAM
1.学者识别学者识别
2.学术分析学术分析
3.人才评估人才评估
"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370
www.globalauthorid.com
TOP
Copyright © 2019-2024 北京同舟云网络信息技术有限公司 京公网安备11010802033243号 京ICP备18003416号-3