Author:
Venkatesan Rangharajan,Kozhikkottu Vivek J.,Sharad Mrigank,Augustine Charles,Raychowdhury Arijit,Roy Kaushik,Raghunathan Anand
Funder
Intel Corporation
STARnet
Semiconductor Research Corporation program
MARCO
DARPA
Semiconductor Research Corporation
GRC program
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Computational Theory and Mathematics,Hardware and Architecture,Theoretical Computer Science,Software
Cited by
20 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. ROLLED: Racetrack Memory Optimized Linear Layout and Efficient Decomposition of Decision Trees;IEEE Transactions on Computers;2023-05-01
2. An energy-efficient cache replacement policy for ultra-dense racetrack memory;Journal of Systems Architecture;2023-04
3. BlendCache: An Energy and Area Efficient Racetrack Last-Level-Cache Architecture;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2022-12
4. Fast-track cache;Proceedings of the 36th ACM International Conference on Supercomputing;2022-06-28
5. Migration and Tuning of Software Prefetching for Sunway Multi-Core Processor;2022 7th International Conference on Intelligent Computing and Signal Processing (ICSP);2022-04-15