Subject
Hardware and Architecture,Software
Reference21 articles.
1. R. Venkatesan, V. Kozhikkottu, C. Augustine, A. Raychowdhury, K. Roy, A. Raghunathan, TapeCache: A High Density, Energy Efficient Cache Based on Domain Wall Memory, in: Proceedings of the 2012 ACM/IEEE International Symposium on Low Power Electronics and Design, ISLPED ’12, ISBN: 978-1-4503-1249-3, 2012, pp. 185–190.
2. FusedCache: A naturally inclusive, racetrack memory, dual-level private cache;Xu;IEEE Trans. Multi-Scale Comput. Syst.,2016
3. Cache design with domain wall memory;Venkatesan;IEEE Trans. Comput.,2016
4. Multilane racetrack caches: Improving efficiency rhrough compression and independent shifting;Xu,2015
5. Quantitative modeling of racetrack memory, a tradeoff among area, performance, and power;Zhang,2015