Author:
Nagendra C.,Irwin M.J.,Owens R.M.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Signal Processing
Cited by
85 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Efficiency and Speed Trade-Offs in 8-Bit CMOS Adders at 180nm: An In-Depth Examination;2023 IEEE International Conference on Recent Advances in Systems Science and Engineering (RASSE);2023-11-08
2. Area and Delay Efficient Hybrid Prefix Adders for Residue Number System Applications;2023 IEEE 12th International Conference on Communication Systems and Network Technologies (CSNT);2023-04-08
3. Modular Adder Design based on Reversible Toffoli CLA;2023 7th International Conference on Computing Methodologies and Communication (ICCMC);2023-02-23
4. The Design of Digital System with CSA;International Journal of Advanced Research in Science, Communication and Technology;2022-12-27
5. Design of Power and Area Efficient Carry Skip Adder and FIR filter Implementation;El-Cezeri Fen ve Mühendislik Dergisi;2022-12-07