1. Low-Power Full Adder Design and Development;2023 3rd International Conference on Electronic Information Engineering and Computer Science (EIECS);2023-09-22
2. High-Performance 10-Transistor Adder Cell for Low-Power Applications;IETE Journal of Research;2022-03-07
3. A stable 4-bit ALU design for printed devices;Flexible and Printed Electronics;2022-01-24
4. Design of High Speed Error Tolerant Adder Using Gate Diffusion Input Technique;Journal of Electronic Testing;2019-05-23
5. Performance Enhancement of Full Adder Circuit: Current Mode Operated Majority Function Based Design;Proceedings of the Second International Conference on Computational Intelligence and Informatics;2018