An Energy-Efficient Multi-bit Current-based Analog Compute-In-Memory Architecture and design Methodology-Reference-Cited by-同舟云学术

An Energy-Efficient Multi-bit Current-based Analog Compute-In-Memory Architecture and design Methodology

Published:2023-01 Issue: Volume: Page:
ISSN:
Container-title:2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID)
language:
Short-container-title:

Author:

Kushwaha Dinesh¹,Joshi Ashish²,Gupta Neha¹,Sharma Aditya¹,Miryala Sandeep³,Joshi Rajiv V.⁴,Dasgupta S.¹,Bulusu Anand¹

Affiliation:

1. Indian Institute of Technology Roorkee,Department of Electronics and Communication Engineering,Roorkee,Uttarakhand,India,247667

2. Intel Technology India Pvt. Ltd.,Bangalore,Karnataka,India,560103

3. Brookhaven National Laboratory,Upton,USA,NY11973

4. Thomas J. Watson Research Center, Yorktown Heights,NY,USA,10598

Publisher

IEEE

Link

Reference12 articles.

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

5. A 2-bit Multiplication Operation using Si-SiGe-Si Channel FinFET 8T-SRAM Cell;2023 IEEE International Symposium on Smart Electronic Systems (iSES);2023-12-18