Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Computational Theory and Mathematics,Hardware and Architecture,Theoretical Computer Science,Software
Cited by
13 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Power-Aware System-Level Test Planning;Power-Aware Testing and Test Strategies for Low Power Devices;2009-08-13
2. Greedy Tree Growing Heuristics on Block-Test Scheduling Under Power Constraints;Journal of Electronic Testing;2004-02
3. A synthesis-for-transparency approach for hierarchical and system-on-a-chip test;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2003-04
4. Power-constrained block-test list scheduling;Proceedings 11th International Workshop on Rapid System Prototyping. RSP 2000. Shortening the Path from Specification to Prototype (Cat. No.PR00668);2000
5. A controller redesign technique to enhance testability of controller-data path circuits;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;1998