An 82-nW 0.53-pJ/SOP Clock-Free Spiking Neural Network With 40-μs Latency for AIoT Wake-Up Functions Using a Multilevel-Event-Driven Bionic Architecture and Computing-in-Memory Technique-Reference-Cited by-同舟云学术

An 82-nW 0.53-pJ/SOP Clock-Free Spiking Neural Network With 40-μs Latency for AIoT Wake-Up Functions Using a Multilevel-Event-Driven Bionic Architecture and Computing-in-Memory Technique

Published:2023-08 Issue:8 Volume:70 Page:3075-3088
ISSN:1549-8328
Container-title:IEEE Transactions on Circuits and Systems I: Regular Papers
language:
Short-container-title:IEEE Trans. Circuits Syst. I

Author:

Liu Ying¹^ORCID,Ma Yufei²^ORCID,He Wei¹,Wang Zhixuan¹^ORCID,Shen Linxiao¹^ORCID,Ru Jiayoon¹,Huang Ru¹,Ye Le¹^ORCID

Affiliation:

1. School of Integrated Circuits, Peking University, Beijing, China

2. School of Integrated Circuits, Institute for Artificial Intelligence, Peking University, Beijing, China

Funder

National Key Research and Development Program of China

National Natural Science Foundation of China

Key Research and Development Program of Zhejiang Province of China

Higher Education Discipline Innovation Project

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Hardware and Architecture

Link

http://xplorestaging.ieee.org/ielx7/8919/10196078/10160227.pdf?arnumber=10160227

Reference36 articles.

1. SPIKING NEURAL NETWORKS

2. Matching Properties of Femtofarad and Sub-Femtofarad MOM Capacitors

3. A 142 nW voice and acoustic activity detection chip for mm-scale sensor nodes using time-interleaved mixer-based frequency scanning;cho;IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers,2019

4. Neuromorphic architectures for spiking deep neural networks

5. Networks of spiking neurons: The third generation of neural network models

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Threshold Switching Memristor Modeling for Spiking Neuron Design;IEEE Electron Device Letters;2024-09

2. Sparsity-Aware In-Memory Neuromorphic Computing Unit With Configurable Topology of Hybrid Spiking and Artificial Neural Network;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-06

3. A Scalable and PVT Invariant Spiking Neuron Using Asynchronous CMOS Logic;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

4. A Neuromorphic Spiking Neural Network Using Time-to-First-Spike Coding Scheme and Analog Computing in Low-Leakage 8T SRAM;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-05

5. Green and Sustainable Industrial Internet of Things Systems Leveraging Wake-Up Radio to Enable On-Demand IoT Communication;Sustainability;2024-01-30