Author:
Burnett D.,Erington K.,Subramanian C.,Baker K.
Cited by
56 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Design and Implementation of 6T SRAM Circuitry System using FINFETs;PRZEGLĄD ELEKTROTECHNICZNY;2024-07-24
2. Design and Analysis of 8× 8 SRAM Memory Array using 45 nm Technology at 100 MHz;2023 IEEE Devices for Integrated Circuit (DevIC);2023-04-07
3. Process Variation's Effect on Various Threshold Voltage Assignments in 6T SRAM Designs Using 12nm FinFET Technology;2023 IEEE 13th Annual Computing and Communication Workshop and Conference (CCWC);2023-03-08
4. Study on impact of process on Bitcell design in FinFets;2020 IEEE 14th Dallas Circuits and Systems Conference (DCAS);2020-11-15
5. PVT
2;Proceedings of the International Conference on Computer-Aided Design;2018-11-05