Author:
Partovi H.,Burd R.,Salim U.,Weber F.,DiGregorio L.,Draper D.
Cited by
101 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. High Performance VLSI architecture for Sense Amplifier based Flip flop;2024 Fourth International Conference on Advances in Electrical, Computing, Communication and Sustainable Technologies (ICAECT);2024-01-11
2. Unleashing Power Efficiency: A Study Comparing Pulsed Latches and Flip-Flops for Low-Power Applications;2023 3rd International Conference on Smart Generation Computing, Communication and Networking (SMART GENCON);2023-12-29
3. POWER ENERGY AND POWER AREA PRODUCT SIMULATION ANALYSIS OF MASTER-SLAVE FLIP-FLOP;REV ROUM SCI TECH-EL;2023
4. Study of finfet transistor: critical and literature review in finfet transistor in the active filter;3C TIC: Cuadernos de desarrollo aplicados a las TIC;2023-03-31
5. An Architecture of a True Single Phase Clock D Flip-flop utilizing 45nm Technology;2022 Second International Conference on Advanced Technologies in Intelligent Control, Environment, Computing & Communication Engineering (ICATIECE);2022-12-16