A 0.2-V 10-Bit 5-kHz SAR ADC With Dynamic Bulk Biasing and Ultra-Low-Supply-Voltage Comparator-Reference-Cited by-同舟云学术

A 0.2-V 10-Bit 5-kHz SAR ADC With Dynamic Bulk Biasing and Ultra-Low-Supply-Voltage Comparator

Author:

Petrie Alexander¹,Song Yixin²^ORCID,Kinnison Whitney³^ORCID,Qu Yong⁴^ORCID,Layton Kent⁵,Chiang Shiuh-Hua Wood⁶^ORCID

Affiliation:

1. Allegro MicroSystems, Manchester, NH, USA

2. Texas Instruments, Dallas, TX, USA

3. Anduril, Irvine, CA, USA

4. Nexperia, Hazel Grove, U.K.

5. Onsemi, Lindon, UT, USA

6. Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA

Funder

NASA

Onsemi

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Hardware and Architecture

Link

Reference49 articles.

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 0.4 V 180 nm CMOS Sub-μW Ultra-Compact and Low-Effort Design PWM-Based ADC;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

2. A 0.5 V 10-bit SAR ADC with offset calibrated time-domain comparator;AEU - International Journal of Electronics and Communications;2024-05

3. Recent advances in the three processes of NS SAR ADC;AEU - International Journal of Electronics and Communications;2024-01