Design and Analysis of 3D-MAPS (3D Massively Parallel Processor with Stacked Memory)-Reference-Cited by-同舟云学术

Design and Analysis of 3D-MAPS (3D Massively Parallel Processor with Stacked Memory)

Published:2015-01 Issue:1 Volume:64 Page:112-125
ISSN:0018-9340
Container-title:IEEE Transactions on Computers
language:
Short-container-title:IEEE Trans. Comput.

Author:

Kim Dae Hyun,Athikulwongse Krit,Healy Michael B.,Hossain Mohammad M.,Jung Moongon,Khorosh Ilya,Kumar Gokul,Lee Young-Joon,Lewis Dean L.,Lin Tzu-Wei,Liu Chang,Panth Shreepad,Pathak Mohit,Ren Minzhen,Shen Guanhao,Song Taigon,Woo Dong Hyuk,Zhao Xin,Kim Joungho,Choi Ho,Loh Gabriel H.,Lee Hsien-Hsin S.,Lim Sung Kyu

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Computational Theory and Mathematics,Hardware and Architecture,Theoretical Computer Science,Software

Link

http://xplorestaging.ieee.org/ielx7/12/6980145/06616546.pdf?arnumber=6616546

Cited by 44 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Thermo-Mechanical Reliability Analysis and Raman Spectroscopy Characterization of Sub-micron Through Silicon Vias (TSVs) for Backside Power Delivery in 3D Interconnects;2024 IEEE 74th Electronic Components and Technology Conference (ECTC);2024-05-28

2. Routing-aware Legal Hybrid Bonding Terminal Assignment for 3D Face-to-Face Stacked ICs;Proceedings of the 2024 International Symposium on Physical Design;2024-03-12

3. RISC-Vlim, a RISC-V Framework for Logic-in-Memory Architectures;Electronics;2022-09-21

4. TB-NUCA: A Temperature-Balanced 3D NUCA Based on Bayesian Optimization;Electronics;2022-09-14

5. Introduction to 3D Technologies;3D Interconnect Architectures for Heterogeneous Technologies;2022