1. 2015 International Technology Roadmap for Semicondunctors (ITRS)— Interconnects. https://eps.ieee.org/images/files/Roadmap/ITRSIntercon2015.pdf. Accessed 03 Oct 2019
2. A 3D technology toolbox in support of system-technology co-optimization (2019). https://www.imec-int.com/en/imec-magazine/imec-magazine-july-2019. Accessed 15 Aug 2019
3. F. Abazovic, AMD Fiji HBM limited to 4GB stacked memory (2015). http://www.fudzilla.com/news/graphics/36995-amd-fiji-hbm-limited-to-4-gb-stacked-memory
4. F. Abazovic, Pascal uses 2.5D HBM memory (2015). http://www.fudzilla.com/news/graphics/37294-pascal-uses-2-5d-hbm-memory.
5. K. Abe et al., Ultra-high bandwidth memory with 3D-stacked emerging memory cells, in IEEE International Conference on Integrated Circuit Design and Technology and Tutorial, 2008. ICICDT 2008 (2008), pp. 203–206. https://doi.org/10.1109/ICICDT.2008.4567279