Author:
Saxena P.,Menezes N.,Cocchini P.,Kirkpatrick D.A.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software
Cited by
61 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. AiTO: Simultaneous gate sizing and buffer insertion for timing optimization with GNNs and RL;Integration;2024-09
2. BufFormer;Proceedings of the 28th Asia and South Pacific Design Automation Conference;2023-01-16
3. Slew-Driven Layer Assignment for Advanced Non-default-rule Wires;Web Information Systems and Applications;2023
4. Integrated Latch Placement and Cloning for Timing Optimization;ACM Transactions on Design Automation of Electronic Systems;2019-03-21
5. COSAT;Proceedings of the 55th Annual Design Automation Conference;2018-06-24