A 12-GHz Reconfigurable Multicore CMOS DCO, With a Time-Variant Analysis of the Impact of Reconfiguration Switches on Phase Noise-Reference-Cited by-同舟云学术

A 12-GHz Reconfigurable Multicore CMOS DCO, With a Time-Variant Analysis of the Impact of Reconfiguration Switches on Phase Noise

Published:2022-09 Issue:9 Volume:57 Page:2802-2811
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Tomasin Lorenzo¹^ORCID,Andreani Pietro²^ORCID,Boi Giovanni³^ORCID,Padovan Fabio³^ORCID,Bevilacqua Andrea¹^ORCID

Affiliation:

1. Department of Information Engineering, University of Padua, Padua, Italy

2. Department of Electrical and Information Technology, Lund University, Lund, Sweden

3. Infineon Technologies Austria, Villach, AG, Austria

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/9866858/09763060.pdf?arnumber=9763060

Reference18 articles.

1. A 3.09-to-4.04 GHz distributed-boosting and harmonic-impedance-expanding multi-core oscillator with-138.9 dBc/Hz at 1 MHz offset and 195.1 dBc/Hz FoM;shu;IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers,2021

2. Phase-noise tuneable ring voltage-controlled oscillator in 90 nm CMOS

3. 1/f² Phase Noise Analysis in Active-Coupling LC-Tank Oscillators With Frequency Mismatch

4. Phase noise in coupled oscillators: theory and experiment

5. A 10.7–14.1 GHz Reconfigurable Octacore DCO with −126 dBc/Hz Phase Noise at 1 MHz offset in 28 nm CMOS

Cited by 15 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 6 to 12-GHz Fractional-N Frequency Synthesizer With a Digital Technique to Counter Modulus-Dependent Feedback Divider Delays;IEEE Journal of Solid-State Circuits;2024-09

2. A 21.8–41.6-GHz Low Jitter and High FoMj Fast-Locking Subsampling PLL With Dead Zone Automatic Controller;IEEE Transactions on Microwave Theory and Techniques;2024-09

3. A Multireference PLL: Theory and Implementation;IEEE Journal of Solid-State Circuits;2024-07

4. A Transformer-Based Series-Resonance CMOS VCO;IEEE Journal of Solid-State Circuits;2024

5. A Low-Phase-Noise VCO With Common-Mode Resonance Expansion and Intrinsic Differential 2nd-Harmonic Output Based on a Single Three-Coil Transformer;IEEE Journal of Solid-State Circuits;2024-01