A Reflection Self-Canceling Design Technique for Multidrop Memory Interfaces-Reference-Cited by-同舟云学术

A Reflection Self-Canceling Design Technique for Multidrop Memory Interfaces

Published:2022-11 Issue:11 Volume:12 Page:1816-1823
ISSN:2156-3950
Container-title:IEEE Transactions on Components, Packaging and Manufacturing Technology
language:
Short-container-title:IEEE Trans. Compon., Packag. Manufact. Technol.

Author:

Han Changyoon¹^ORCID,Seo Jaeyoung¹^ORCID,Kim Byungsub²^ORCID

Affiliation:

1. Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea

2. Department of Electrical Engineering and the Department of Convergence IT Engineering, Pohang University of Science and Technology, Pohang, South Korea

Funder

Commercializations Promotion Agency for R&D Outcomes

Korea government

Institute of Information & Communications Technology Planning & Evaluation

Korea Government (MSIT), A Development of Intelligent PHY Interface for High-Speed PIM Data Transfer

MSIT, Korea, under the ITRC (Information Technology Research Center) support program

IITP

BK21 FOUR Project of NRF for the Department of Electrical Engineering, POSTECH

design and application of next generation nonvolatile memory hierarchy Cluster Academia Collaboration Program

Samsung Electronics Co., Ltd

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Industrial and Manufacturing Engineering,Electronic, Optical and Magnetic Materials

Link

http://xplorestaging.ieee.org/ielx7/5503870/9999035/09964236.pdf?arnumber=9964236

Reference10 articles.

1. A Dual-Mode Ground-Referenced Signaling Transceiver with a 3-Tap Feed-Forward Equalizer for Memory Interfaces

2. Multidrop Transmission System Based on Reflection-Canceling Scheme With Reflection Compensation Lines

3. A 7.8-Gb/s 2.9-pJ/b Single-Ended Receiver With 20-Tap DFE for Highly Reflective Channels

4. A Multidrop Bus Design Scheme With Resistor-Based Impedance Matching on Nonuniform Impedance Lines

5. Investigations on the use of negative-resistance terminations for multi-drop bus channels

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Signal Integrity Analysis and Design for Cascaded Wire Bonding of Low-Power Double Data Rate (LPDDR);2024 IEEE Joint International Symposium on Electromagnetic Compatibility, Signal & Power Integrity: EMC Japan / Asia-Pacific International Symposium on Electromagnetic Compatibility (EMC Japan/APEMC Okinawa);2024-05-20

2. Signal Integrity Analysis of Wire Bonding Finger Capacitance to Reduce the Reflection of Multi-drop Topology for Low-Power Double Data Rate (LPDDR);2023 IEEE Symposium on Electromagnetic Compatibility & Signal/Power Integrity (EMC+SIPI);2023-07-29