Towards Developing High Performance RISC-V Processors Using Agile Methodology-Reference-Cited by-同舟云学术

Towards Developing High Performance RISC-V Processors Using Agile Methodology

Published:2022-10 Issue: Volume: Page:
ISSN:
Container-title:2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO)
language:
Short-container-title:

Author:

Xu Yinan¹,Yu Zihao¹,Tang Dan¹,Chen Guokai¹,Chen Lu¹,Gou Lingrui¹,Jin Yue¹,Li Qianruo¹,Li Xin¹,Li Zuojun¹,Lin Jiawei¹,Liu Tong¹,Liu Zhigang¹,Tan Jiazhan¹,Wang Huaqiang¹,Wang Huizhe¹,Wang Kaifan¹,Zhang Chuanqi¹,Zhang Fawang²,Zhang Linjuan¹,Zhang Zifei¹,Zhao Yangyang¹,Zhou Yaoyang¹,Zhou Yike¹,Zou Jiangrui²,Cai Ye²,Huan Dandan³,Li Zusong³,Zhao Jiye³,Chen Zihao⁴,He Wei⁴,Quan Qiyuan⁴,Liu Xingwu⁵,Wang Sa¹,Shi Kan¹,Sun Ninghui¹,Bao Yungang¹

Affiliation:

1. Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,China

2. Shenzhen University,China

3. Beijing VCore Technology Co., Ltd,China

4. Peng Cheng Laboratory,China

5. Dalian University of Technology,China

Funder

Chinese Academy of Sciences

National Natural Science Foundation of China

Youth Innovation Promotion Association

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9923754/9923780/09923860.pdf?arnumber=9923860

Cited by 30 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory Access;ACM Transactions on Architecture and Code Optimization;2024-09-14

2. Evaluating and Enhancing Performance through Macro-Op Fusion Optimization with RISC-V;The 53rd International Conference on Parallel Processing Workshops;2024-08-12

3. Out-of-Order and Recursive RAS: A Return Address Stack Design on High Performance Processor;2024 IEEE 35th International Conference on Application-specific Systems, Architectures and Processors (ASAP);2024-07-24

4. A Scalable RISC-V Vector Processor Enabling Efficient Multi-Precision DNN Inference;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

5. DUET: FPGA-Accelerated Differential Testing Framework for Efficient Processor Verification;2024 2nd International Symposium of Electronics Design Automation (ISEDA);2024-05-10