1. A Finite-Point Method for Efficient Gate Characterization Under Multiple Input Switching;ACM Transactions on Design Automation of Electronic Systems;2015-12-02
2. TA-FTA;Proceedings of the 52nd Annual Design Automation Conference;2015-06-07
3. Test Vector Generation for Post-Silicon Delay Testing Using SAT-Based Decision Problems;Journal of Electronic Testing;2011-03-09
4. Statistical Gate Delay Model for Multiple Input Switching;IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences;2009
5. A gate delay model considering temporal proximity of Multiple Input Switching;2009 International SoC Design Conference (ISOCC);2009