A Low-Power DRAM Transmitter With Phase and Current-Mode Amplitude Equalization to Improve Impedance Matching-Reference-Cited by-同舟云学术

A Low-Power DRAM Transmitter With Phase and Current-Mode Amplitude Equalization to Improve Impedance Matching

Published:2022-11 Issue:11 Volume:69 Page:4208-4212
ISSN:1549-7747
Container-title:IEEE Transactions on Circuits and Systems II: Express Briefs
language:
Short-container-title:IEEE Trans. Circuits Syst. II

Author:

Lee Sangyoon¹^ORCID,Jeong Yong-Un¹^ORCID,Yun Jaekwang¹,Chae Joo-Hyung²^ORCID,Kim Suhwan¹^ORCID

Affiliation:

1. Department of Electrical and Computer Engineering and the Inter- University Semiconductor Research Center, Seoul National University, Seoul, South Korea

2. Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea

Funder

Institute of Information and Communications Technology Planning & Evaluation (IITP) Grant funded by the Korea Government

National Research and Development Program through the National Research Foundation of Korea (NRF) funded by Ministry of Science and ICT

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/8920/9931138/09814860.pdf?arnumber=9814860

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Single-Ended Impedance-Matched Transmitter With Single Ring-Oscillator-Based Time-Domain ZQ Calibration for Memory Interfaces;IEEE Journal of Solid-State Circuits;2024-09

2. A 0.83-pJ/b 20-Gb/s/Pin Single-Ended Transceiver With AC/DC-Coupled Pre-Emphasis FFE and Edge-Dependent Phase-Modulation DFE for Low-Power Memory Controllers;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-02