Memory-Based FFT Architecture With Optimized Number of Multiplexers and Memory Usage-Reference-Cited by-同舟云学术

Memory-Based FFT Architecture With Optimized Number of Multiplexers and Memory Usage

Author:

Kaya Zeynep¹^ORCID,Garrido Mario²^ORCID,Takala Jarmo³^ORCID

Affiliation:

1. Department of Electricity and Energy, Osmaneli Vocational School, Bilecik Seyh Edebali University, Bilecik, Turkey

2. Department of Electronic Engineering, ETSI de Telecomunicación, Universidad Politécnica de Madrid, Madrid, Spain

3. Faculty of Information Technology and Communication Science, Tampere University, Tampere, Finland

Funder

Agencia Estatal de Investigaci?n

Ministerio de Ciencia e Innovaci?n

European Science Foundation

T?rkiye Bilimsel ve Teknolojik Ara?tirma Kurumu

European Regional Development Fund

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

Reference20 articles.

Cited by 7 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

3. An Automatic Generator of Non-Power-of-Two SDF FFT Architectures for 5G and Beyond;2023 38th Conference on Design of Circuits and Integrated Systems (DCIS);2023-11-15

4. A 5.2-GS/s 8-Parallel 1024-Point MDC FFT;2023 38th Conference on Design of Circuits and Integrated Systems (DCIS);2023-11-15