1. An efficient VLSI architecture for normal I/O order pipeline FFT design;Chang;IEEE Trans Circuits Syst II,2008
2. Pipelined parallel FFT architectures via folding transformation;Ayinala;IEEE Trans Very Large Scale Integr (VLSI) Syst,2012
3. Optimum MDC FFT hardware architectures in terms of delays and multiplexers;Garrido;IEEE Trans Circuits Syst II,2021
4. Feedforward FFT hardware architectures based on rotator allocation;Garrido;IEEE Trans Circuits Syst I Regul Pap,2018
5. New continuous-flow mixed-radix (CFMR) FFT processor using novel in-place strategy;Jo;IEEE Trans Circuits Syst I Regul Pap,2005