Author:
Sabeetha S.,Ajayan J.,Shriram S.,Vivek K.,Rajesh V.
Cited by
12 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Enhanced DSP Blocks for Full High-Definition Video Bridging Application on FPGAs;2024 13th International Conference on Communications, Circuits and Systems (ICCCAS);2024-05-10
2. AREA and DELAY Efficient Processing Element Architecture using MBE-WT Adder for CNN Accelerators;2024 IEEE Wireless Antenna and Microwave Symposium (WAMS);2024-02-29
3. Design and Comparison of Low Power Consumption Binary and Quaternary Multipliers;National Academy Science Letters;2023-11-22
4. Design and Analysis of Low Power MAC for DSP Processor;2023 International Conference on Artificial Intelligence and Applications (ICAIA) Alliance Technology Conference (ATCON-1);2023-04-21
5. Vedic Multiplier and Wallace Tree Adders Based Optimised Processing Element Unit for CNN on FPGA;2022 IEEE International Power and Renewable Energy Conference (IPRECON);2022-12-16