1. Rajesh D, Sowmya S, Subashini M, Suryaprabha P, Naveen Balaji G, Gautami A (2018) Investigations of carry look ahead adder at VDD=1.0V at 65nm CMOS technology for high speed and low power applications. Int J Latest Technol Eng Manag Appl Sci (IJLTEMAS) 2278–2540
2. Ebrahimi SA, Reshadinezhad MR, Bohlooli A, Shahsavar M (2016) Efficient CNTFET-based design of quaternary logic gates and arithmetic circuits, University of Lille, LIFL, CNRS, UMR 8022. Microelectron J 053:156–166
3. Dhole S, Shembalka S, Yadav T, Thakre P (2017) Design and FPGA implementation of 4x4 vedic multiplier using different architectures. Int J Eng Res Technol 2278–0181
4. Ramkumar Raja M, Ragavi R, Sasisneha S, Ponraj S, Vimalraj P (2018) Comparison between array multiplier and Vedic multiplier. In: International journal of recent trends in engineering & research conference on electronics, information and communication systems, pp 2455–1457
5. Jaya E, Rao K (2016) Power, area and delay comparision of different multipliers. Int J Sci Eng Technol Res 5(6):2093–2100