A 6.25-Gb/s binary transceiver in 0.13-/spl mu/m CMOS for serial data transmission across high loss legacy backplane channels-Reference-Cited by-同舟云学术

A 6.25-Gb/s binary transceiver in 0.13-/spl mu/m CMOS for serial data transmission across high loss legacy backplane channels

Published:2005-12 Issue:12 Volume:40 Page:2646-2657
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Payne R.,Landman P.,Bhakta B.,Ramaswamy S.,Song Wu ,Powers J.D.,Erdogan M.U.,Yee A.-L.,Gu R.,Lin Wu ,Yiqun Xie ,Parthasarathy B.,Brouse K.,Mohammed W.,Heragu K.,Gupta V.,Dyson L.,Wai Lee

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx5/4/33000/01546240.pdf?arnumber=1546240

Cited by 60 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 10-Gb/s Wireline Receiver Using Linear Baud-Rate CDR and Analog Equalizer for Free Space Optical Communication Over 10- and 100-m Distances;IEEE Journal of Solid-State Circuits;2024-06

2. Clock‐and‐Data Recovery PLL;Phase‐Locked Loops;2023-12-22

3. Adaptive DFE Utilizing Fixed Step Error Signal for Multi-Gb/s Serial Links;2023 IEEE 13th Annual Computing and Communication Workshop and Conference (CCWC);2023-03-08

4. A 15-Gb/s Single-Ended NRZ Receiver Using Self-Referenced Technique With 1-Tap Latched DFE for DRAM Interfaces;IEEE Transactions on Circuits and Systems II: Express Briefs;2023-01

5. SV Based Fast & Accurate Verification Methodology for CTLE Adaptation Algorithm;2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID);2023-01