A 224-Gb/s DAC-Based PAM-4 Quarter-Rate Transmitter With 8-Tap FFE in 10-nm FinFET-Reference-Cited by-同舟云学术

A 224-Gb/s DAC-Based PAM-4 Quarter-Rate Transmitter With 8-Tap FFE in 10-nm FinFET

Published:2022-01 Issue:1 Volume:57 Page:6-20
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Kim Jihwan^ORCID,Kundu Sandipan^ORCID,Balankutty Ajay,Beach Matthew,Kim Bong Chan,Kim Stephen T.,Liu Yutao,Murthy Savyasaachi Keshava,Wali Priya^ORCID,Yu Kai,Kim Hyung Seok^ORCID,Liu Chuan-Chang,Shin Dongseok^ORCID,Cohen Ariel,Segal Yoav,Fan Yongping^ORCID,Li Peng,O'Mahony Frank^ORCID

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/9664397/09537159.pdf?arnumber=9537159

Cited by 37 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 50-Gb/s Multicarrier Transmitter Using DAC-Based Polar Drivers in 22-nm FinFET;IEEE Journal of Solid-State Circuits;2024-09

2. Evaluation of Multi-Valued Data Transmission in Two-Dimensional Symbol Mapping using Linear Mixture Model;IEICE Transactions on Information and Systems;2024-08-01

3. An SNR-Enhanced 8-Ary (SNRE-8) Modulation Technique for Wireline Transceivers Using Pulse Width, Position, and Amplitude Modulation;IEEE Journal of Solid-State Circuits;2024-08

4. A 56 Gb/s DAC-DSP-based transmitter with adaptive retiming clock optimization using inverse-PR-based PD achieving 8-UI converge time in 28-nm CMOS;Science China Information Sciences;2024-07-17

5. A 116-Gb/s PAM4 0.9-pJ/b Transmitter With Eight-Tap FFE in 5-nm FinFET;IEEE Journal of Solid-State Circuits;2024-07