A 66-fs-rms Jitter 12.8-to-15.2-GHz Fractional-N Bang–Bang PLL With Digital Frequency-Error Recovery for Fast Locking-Reference-Cited by-同舟云学术

A 66-fs-rms Jitter 12.8-to-15.2-GHz Fractional-N Bang–Bang PLL With Digital Frequency-Error Recovery for Fast Locking

Published:2020-12 Issue:12 Volume:55 Page:3349-3361
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Santiccioli Alessio^ORCID,Mercandelli Mario^ORCID,Bertulessi Luca^ORCID,Parisi Angelo^ORCID,Cherniak Dmytro,Lacaita Andrea L.^ORCID,Samori Carlo^ORCID,Levantino Salvatore^ORCID

Funder

Infineon Technologies AG

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/9268488/09186276.pdf?arnumber=9186276

Cited by 46 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 0.055 mm2 Total Area Triple-Loop Wideband Fractional-N All-Digital Phase-Locked Loop Architecture for 1.9–6.1 GHz Frequency Tuning;Electronics;2024-07-05

2. Comparison of DTC Segmentation Methods in Fractional-N Frequency Synthesizers;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

3. A high-pass shaped LMS algorithm based predistortion technique for fractional-N BB-DPLLs;Microelectronics Journal;2024-04

4. A Fractional-N DTC-based ADPLL using path-select multi-delay line TDC and true fractional division technique;Microelectronics Journal;2024-03

5. A Sub-50-fs_rms Jitter Fractional-N CPPLL Based on a Dual-DTC-Assisted Time-Amplifying Phase-Frequency Detector With Cascadable DTC Nonlinearity Compensation Algorithm;IEEE Journal of Solid-State Circuits;2024-03