Author:
Matsui M.,Hara H.,Uetani Y.,Lee-Sup Kim ,Nagamatsu T.,Watanabe Y.,Chiba A.,Matsuda K.,Sakurai T.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering
Cited by
79 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Low power low voltage TSPC FLIP-FLOP design;INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING & COMMUNICATION ENGINEERING SYSTEMS: SPACES-2021;2024
2. A novel low power single phase clocking flipflop design for biomedical applications;PHYSICAL MESOMECHANICS OF CONDENSED MATTER: Physical Principles of Multiscale Structure Formation and the Mechanisms of Nonlinear Behavior: MESO2022;2023
3. An Architecture of a True Single Phase Clock D Flip-flop utilizing 45nm Technology;2022 Second International Conference on Advanced Technologies in Intelligent Control, Environment, Computing & Communication Engineering (ICATIECE);2022-12-16
4. Low Power Flip-Flop Design with Reduced Leakage using Sleepy Stack and Stack Power Gating Technique;2022 6th International Conference on Electronics, Communication and Aerospace Technology;2022-12-01
5. Analysis and Implementation of a Low Power Sense Amplifier based flip flop with symmetric latch design;2022 IEEE 3rd Global Conference for Advancement in Technology (GCAT);2022-10-07