Author:
Matsui M.,Hara H.,Uetani Y.,Lee-Sup Kim ,Nagamatsu T.,Watanabe Y.,Chiba A.,Matsuda K.,Sakurai T.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering
Cited by
81 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. High Performance VLSI architecture for Sense Amplifier based Flip flop;2024 Fourth International Conference on Advances in Electrical, Computing, Communication and Sustainable Technologies (ICAECT);2024-01-11
2. Low power low voltage TSPC FLIP-FLOP design;AIP Conference Proceedings;2024
3. A High-Speed Sense Amplifier Based Flip Flop with a Single Ended Latch Design and Low Voltage Operating Capabilities;2023 3rd International Conference on Smart Generation Computing, Communication and Networking (SMART GENCON);2023-12-29
4. A novel low power single phase clocking flipflop design for biomedical applications;PHYSICAL MESOMECHANICS OF CONDENSED MATTER: Physical Principles of Multiscale Structure Formation and the Mechanisms of Nonlinear Behavior: MESO2022;2023
5. An Architecture of a True Single Phase Clock D Flip-flop utilizing 45nm Technology;2022 Second International Conference on Advanced Technologies in Intelligent Control, Environment, Computing & Communication Engineering (ICATIECE);2022-12-16