1. Concurrent Error Detectable Carry Select Adder with Easy Testability;IEEE Transactions on Computers;2019-07-01
2. An At-Speed Test Technique for High-Speed High-order Adder by a 6.4-GHz 64-bit Domino Adder Example;IEEE Transactions on Circuits and Systems I: Regular Papers;2012-08
3. On Built-In Self-Test for Adders;Journal of Electronic Testing;2009-09-24
4. A Reduced Complexity Algorithm for Minimizing N-Detect Tests;20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07);2007