Author:
Pulukuri Mary D.,Stroud Charles E.
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference8 articles.
1. Al-Asaad H, Hayes J, Murray B (1998) Scalable test generators for high-speed Datapath circuits. J. Electronic Testing: Theory and Applications 12:111–125
2. Hansen M, Hayes J (1995) High-level test generation using physically-induced faults. Proc. IEEE VLSI Test Symp 20–28
3. Kajihara S, Sasao T (1997) On the adders with minimum tests. Proc. IEEE VLSI Test Symp 10–15
4. Kim H, Hayes J (2001) Realization-independent ATPG for designs with unimplemented blocks. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 20, 290–306
5. Paschalis A, Kranitis N, Psarakis M, Gizopoulus D, Zorian Y (1999) An effective BIST architecture for fast multiplier cores. Proc. Design, Automation and Test in Europe Conf., 117-121.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献