1. Thermal-aware 3D Symmetrical Buffered Clock Tree Synthesis;ACM Transactions on Design Automation of Electronic Systems;2019-06
2. Thermal-Aware 3D Symmetrical Buffered Clock Tree Synthesis;2018 IEEE 36th International Conference on Computer Design (ICCD);2018-10
3. Whitespace-Aware TSV Arrangement in 3-D Clock Tree Synthesis;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2015-09
4. Resource Allocation and Design Techniques of Prebond Testable 3-D Clock Tree;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2013-01
5. Post Silicon Management of On-Package Variation Induced 3D Clock Skew;JSTS:Journal of Semiconductor Technology and Science;2012-06-30