Author:
M Keerthana,T Ravichandran
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design and Implementation of 4 Bit Carry Generator Circuit Using Pass Transistor Logic with 2 × 1 Mux Approach;2024 International Conference on Communication, Computer Sciences and Engineering (IC3SE);2024-05-09
2. HIGH-EFFICIENT VLSI ARCHITECTURE FOR THREE OPERAND BINARY ADDER;international journal of engineering technology and management sciences;2023
3. A 16-nm FinFET 28.8-mW 800-MHz 8-Bit All-N-Transistor Logic Carry Look-Ahead Adder;Circuits, Systems, and Signal Processing;2022-11-03
4. Design and performance analysis of full adder using 6-T XOR-XNOR cell;Facta universitatis - series: Electronics and Energetics;2022
5. Techniques for leakage power reduction using not and nand logic gates in tanner tool;1ST INTERNATIONAL CONFERENCE ON ADVANCES IN SIGNAL PROCESSING, VLSI, COMMUNICATIONS AND EMBEDDED SYSTEMS: ICSVCE-2021;2021