A CNRZ-7 Based Wireline Transceiver With High-Bandwidth-Density, Low-Power for D2D Communication-Reference-Cited by-同舟云学术

A CNRZ-7 Based Wireline Transceiver With High-Bandwidth-Density, Low-Power for D2D Communication

Published:2022 Issue: Volume:10 Page:96556-96567
ISSN:2169-3536
Container-title:IEEE Access
language:
Short-container-title:IEEE Access

Author:

Zhang Geng¹^ORCID,Lai Mingche¹,Lyu Fangxu¹,Zheng Xuqiang²^ORCID,Wang Heming³,Lv Dongbin³,Xu Chaolong¹,Qi Xingyun¹,Liu Qing³

Affiliation:

1. School of Computer, National University of Defense Technology, Changsha, China

2. Institute of Microelectronics of Chinese Academy of Sciences, Beijing, China

3. School of Air and Missile Defense College, Air Force Engineering University, Xi’an, China

Funder

China Postdoctoral Science Special Foundation through the Project ‘‘Key Technologies of 224 Gbps CNRZ-7 Transceiver Oriented to Core Interconnect’’

China Postdoctoral Science Foundation through the Project ‘‘Research on Key Technologies of High Speed SerDes Chip for 10E Supercomputer IO’’

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

General Engineering,General Materials Science,General Computer Science,Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/6287639/9668973/09878332.pdf?arnumber=9878332

Reference24 articles.

1. A 256 Gb/s/mm-shoreline AIB-compatible 16 nm FinFET CMOS chiplet for 2.5 D integration with stratix 10 FPGA on EMIB and tiling on silicon interposer;liu;Proc CICC,2021

2. A 7-nm 4-GHz Arm¹-Core-Based CoWoS¹ Chiplet Design for High-Performance Computing

3. A 1.02 pJ/b 417 Gb/s/mm USR link in 16 nm FinFET;tajalli;Proc Symp VLSI Circuits,2019

4. Chord Signaling for High-Speed Data Movement: Employing Advanced Communication and Circuit Techniques to Augment Data-Transfer Bandwidth

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 56-Gb/s,0.708 pJ/bit single-ended simultaneous bidirectional transceiver with hybrid errors cancellation techniques for die-to-die interface;Microelectronics Journal;2024-10

2. A 56-Gb/S,0.708pj/Bit Single-Ended Simultaneous Bidirectional Transceiver with Hybrid Errors Cancellation Techniques for Die-to-Die Interface;2024