1. Exploring Area and Delay Tradeoffs in FPGAs With Architecture and Automated Transistor Design;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2011-01
2. Layout Optimization;Low Power Design in Deep Submicron Electronics;1997
3. An automatic hierarchical delay analysis tool;Journal of Computer Science and Technology;1994-10
4. Behavioral Level Modeling of Gate Level Loading Effects;Computer Hardware Description Languages and their Applications;1991
5. Switch-level timing verification for CMOS circuits: a semianalytic approach;IEE Proceedings G Circuits, Devices and Systems;1990