1. “IEEE Standard VHDL Language Reference Manual”, IEEE Std 1076–1987, The Institute of Electrical and Electronic Engineers, Inc., 1988.
2. “VHDL Handbook,”;Coelho,1988
3. “Chip–Level Modeling with VHDL”;Armstrong,1988
4. L. A. Glasser, and L. P. Hoyte, “Delay and Power Optimization in VLSI Circuits,” Proceedings of IEEE 21st Design Automation Conference, 1984, pp. 529– 535.
5. M. Muraoka, et. al. “ACTAS: An Accurate Timing Analysis System for VLSI,” Proceedings of IEEE 22nd Design Automation Conference, 1985, pp. 152– 158.